Reversible Logic Synthesis Benchmarks Page

    This circuit was synthesized by an automatic synthesis procedure described in this paper. Then, inputs were relabled to make reading of the circuit easier.